

# The 27th IEEE Asian Test Symposium (ATS'18)

Hefei, China, Oct.15-18, 2018

<http://ats2018.hfut.edu.cn>



## Honorary Chair

Hans-Joachim Wunderlich  
University of Stuttgart

## General Co-Chair(s)

Huaguo Liang  
Hefei University of Technology  
Xiaowei Li

Institute of Computing Technology, CAS

## Program Co-Chair(s)

Huawei Li  
Institute of Computing Technology, CAS  
Xiaoqing Wen  
Kyushu Institute of Technology  
Zhengfeng Huang  
Hefei University of Technology

## Tutorial Chair

Jing Ye  
Institute of Computing Technology, CAS

## Publicity Chair

Aibin Yan  
Anhui University

## Publication Chair

Tianming Ni  
Hefei University of Technology

## Finance Chair

Haochen Qi  
Hefei University of Technology

## Local Arrangement Co-Chair(s)

Yiming Ouyang  
Hefei University of Technology

Maoxiang Yi

Hefei University of Technology

## European Liaison Chair

Sybille Hellebrand  
University of Paderborn

## North American Liaison Chair

Michael Hsiao  
Virginia Polytechnic Institute and State University

## Registration Co-Chair(s)

Wenfa Zhan  
Anqing Normal University

Dawen Xu  
Hefei University of Technology

## Finance Chair

Haochen Qi  
Hefei University of Technology

## Web Chair

Zhao Yang  
Hefei University of Technology

## Call for Papers

The Asian Test Symposium (ATS) provides an open forum for researchers and industrial practitioners from all countries of the world, especially from Asia, to exchange innovative ideas on system, board, and device testing with design, manufacturing and field consideration in mind.

### Scope

Original papers on, but not limited to, the following areas are invited.

- Analog/Mixed-Signal Test
- Automatic Test Generation
- Board Test and Diagnosis
- Boundary Scan Test
- Built-In Self-Test (BIST)
- Defect-Based Test
- Delay and Performance Test
- Dependability and Functional Safety
- Design for Test (DFT)
- Diagnosis and Silicon Debug
- Economic of Test
- Failure Analysis
- Fault Modeling and Simulation
- Fault Tolerance
- GPU Test
- High-Speed I/O Test
- Low-Power IC Test
- Memory Test and Repair
- MEMS Test
- Multi-/Many-core Processor Test
- Nanotechnology Test
- On-line Test
- Power/Thermal/Reliability Issues in Test
- Reconfigurable System Test
- Reliability
- RF Test
- Hardware-oriented Security and Trust
- Self-Repair
- Sensor Test
- SiP, Stacked, 3D IC Test
- Standards in Test
- Statistical Learning in Test
- Test Compression
- Test Quality
- Test Synthesis
- Validation and Verification
- Yield Analysis and Enhancement

### Submissions

**Regular Sessions:** The ATS'18 Program Committee invites original, unpublished paper submissions on the above topics. Paper submissions should be complete manuscripts, not exceeding six pages (including figures, tables, and bibliography) in a standard IEEE two-column format. The submission will be considered evidence that upon acceptance the author(s) will submit a final camera-ready version of the paper for inclusion in the proceedings, and will present the paper at the symposium. The registration of at least one author is required for publication.

### Key Dates

- Submission deadline: **May 20, 2018**
- Notification of acceptance: **June 30, 2018**
- Camera manuscript: **July 20, 2018**



IEEE

CEDA

IEEE computer society

tttc

